VLSI Lead

PCIe/DDR/Ethernet - Any One

I2C,UART/SPI - Any One

Spyglass Lint/CDC / Synopsys DC / Verdi/Xcellium - Any One

scripting languages like Make flow, Perl ,shell, python - Any One

Location: Bangalore / Hyderabad / Kochi

Experience - 7+ - Lead/Architect

2. Emulation Lead

JD - Emulation Lead (Zebu/ HAPS /Veloce/Palladium and Module Build (End to End)

Location - Bangalore / Hyderabad

Experience - 7+ - Lead/Architect

3. Lead Design Verification Engineer

Job Description:

7+ years of hands-on DV experience in SystemVerilog/UVM.

Must be able to own and drive the verification of a block / subsystem or a SOC.

Should have a track record of leading a team of engineers.

Extensive experience in IP/sub-system and/or SoC level verification based on SV/UVM.

Experience in Tesplan and Testbench development,

Execution of test plan using high quality constrained random UVM tests to hit coverage goals on time.

Should be good with debugging and exposed to all aspects of verification flow including Gatesims

Must have extensive experience in verification of one or more of the following:

PCI Express or UCIe, CXL or NVMe

AXI, ACE or CHI

Ethernet, RoCE or RDMA

DDR or LPDDR or HBM

ARM or RISC-V CPU based subsystem or SOC level verification using C/Assembly languages

Power Aware Simulations using UPF

Experience in using one or more of EDA tools such as VCS, Verdi, Cadence Xcelium, Simvision, Jasper.

Experience in using one or more of revision control systems such as: Git, Perforce, Clearcase.

Experience in SVA and formal verification is desirable (not a must)

Script development using Python, Perl or TCL is desirable (not a must)

Location - Bangalore, Hyderabad, Kochi, Pune, Ahmedabad, Pune

Experience - 7+ YoE

Long Description

4. Analog Circuit Design

Job Description:

Circuit Design implementation of IPs including LDOs, Band Gap reference, Current Generators, POR, ADC/DACs, PLLs, Oscillators, General Purpose IOs, Temperature sensor, SERDES, PHYs, Die to Die interconnect, High-speed IOs, etc.

Experience - 7+ Yrs + Lead/Architect

Location - Bangalore

5. DFT

Job Description - ATPG, MBIST

Location - Bangalore, Kochi, Pune, Hyderabad

Experience - 7 years + DFT Lead

Mandatory Skills: VLSI HVL Verification.

Experience: 5-8 Years.

Reinvent your world. We are building a modern Wipro. We are an end-to-end digital transformation partner with the boldest ambitions. To realize them, we need people inspired by reinvention. Of yourself, your career, and your skills. We want to see the constant evolution of our business and our industry. It has always been in our DNA - as the world around us changes, so do we. Join a business powered by purpose and a place that empowers you to design your own reinvention. Come to Wipro. Realize your ambitions. Applications from people with disabilities are explicitly welcome.

If you encounter any suspicious mail, advertisements, or persons who offer jobs at Wipro, please email us at helpdesk.recruitment@wipro.com. Do not email your resume to this ID as it is not monitored for resumes and career applications.

Any complaints or concerns regarding unethical/unfair hiring practices should be directed to our Ombuds Group at ombuds.person@wipro.com.

We are an Equal Opportunity Employer. All qualified applicants will receive consideration for employment without regard to race, color, caste, creed, religion, gender, marital status, age, ethnic and national origin, gender identity, gender expression, sexual orientation, political orientation, disability status, protected veteran status, or any other characteristic protected by law.

Wipro is committed to creating an accessible, supportive, and inclusive workplace. Reasonable accommodation will be provided to all applicants including persons with disabilities, throughout the recruitment and selection process. Accommodations must be communicated in advance of the application, where possible, and will be reviewed on an individual basis. Wipro provides equal opportunities to all and values diversity.