Synaptics

Staff IC Layout Engineer

3+ months agoBengaluru, India

Staff IC Layout Engineer

Location: Bangalore, India

Education:

Bachelor's or Master's in Electrical Engineering or ECE or EEE.

Experience:

8+ years relevant experience in Custom Analog Layout design and development.

Role and Responsibilities:

Responsible for design, planning, scheduling and execution of Full Chip development with analog and digital components.

Perform Full chip feasibility and die size estimation in core limited and pad limited approach for different bonding schemes.

Expertise with top to bottom and bottom to top approach floorplan, power schemes, Interface signal planning and routing, physical verification and quality check.

Make sure to deliver quality full chip layout on-schedule meeting design intent - Speed, Capacitance, Resistance, Power, Noise and Area.

Works on complex issues and exercises judgement in selecting methods for obtaining results.

Builds strong business relationships with cross-functional teams for smoother execution of projects.

Work closely with Synaptics Global Analog and Digital Design and CAD engineering teams.

Requirements:

Good understanding of active and passive devices, circuits and electrical fundamentals.

Expert of CMOS, FDSOI and FinFET fabrication concepts, Deep Nwell and triple well process.

Expert of analog layout techniques, electromigration, ESD, latch up, crosstalk, shielding and deep sub-micron challenges.

Expertise with SOC and ASIC design flows, procedures and deliverables.

Hands-on experience with Virtuoso L/XL/GXL (6.1.x and 12.1.x), Calibre, PERC, STARRC, Totem and ESRA tools.

Strong analytical, debug and problem-solving skills in resolving layout design challenges and physical verification issues.

Flexible to work in a cross functional and multi-site team environment, spanning different time zones.

Must have good verbal and written communication skills.

Desired:

Scripting Languages (CSH, Perl, Skill, TCL, PYTHON, etc.) to improve layout efficiency and workflow.

Independently determine methods and procedures on new technologies to train, co-ordinate activities of others as Team Lead. Document and deliver high quality presentations.

Experience with Tapeout, MT-forms, e-JDV and mask release.

Experience with IR/EM Totem tool for static and dynamic analysis.

Experience with Digital PnR tools.