Skip to main contentA logo with &quat;the muse&quat; in dark blue text.
Cadence

Lead Product Engineer

Nanjing, China

At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.

Join a growing and dynamic IP team and help lead the development of best in class digital and mixed signal IP products. This is a tremendous opportunity to work with an experienced team focusing on development of high-performance IP related to DDR DDR4/DDR5/LPDDR4/LPDDR5.

The role will be a key member of technical staff in an organization responsible for IP activities including but not limited to Pre-sales engagement with potential customers, Pre-Silicon integration and Post silicon bring-up and test support for the customers. This candidate will be the primary interface between customer and CDNS R&D team. Candidate should possess strong communication skills with ability to manage multiple priorities on day-to-day basis. Ownership of tasks, ability to collaborate with remote teams located worldwide and clear communication of status, are must have attributes in this role.

Want more jobs like this?

Get Science and Engineering jobs in Nanjing, China delivered to your inbox every week.

By signing up, you agree to our Terms of Service & Privacy Policy.


  • Primary Responsibilities:
    • Responsible for supporting integration / customization / post silicon bring up of CDNS DDR IP subsystems.
    • Analyze and resolve complex subsystem application or implementation issues and provide professional guidance to customers.
    • Support DDR PHY and controller SOC integration reviews, and integration questions.
    • Perform RTL and gate level simulations to verify functionality.
    • Assist customers with gate level simulations and timing closure.
    • Participate in development of CDNS documentations and checklists for customers.
    • Support post silicon bringup and deployment activities by our customers.
    • Enhance customer experience by providing prompt updates to customers
  • Position Requirements:
    • M.S. Electrical/Computer Engineering (or similar degree)
    • 3+ years of overall experience
    • Experience working with DDR4/5, LPDDR4/5 IP.
    • Verilog RTL design and gate level verification experience.
    • Synthesis and STA experience, back-end experience is a plus
    • Familiarity with industry standard DFT flows and test methodologies.
    • Familiarity with package and board design.
    • Ability to read schematics and participate in SI/PI reviews for customer board/package implementation
  • Preferred Qualifications
    • Experience with DDR PHY and DSP based architectures

We're doing work that matters. Help us solve what others can't.

Client-provided location(s): Nanjing, Jiangsu, China
Job ID: Cadence-R45493
Employment Type: Full Time