Physical Design Engineer

Imagine what you can do here. Apple is a place where extraordinary people gather to do their lives best work. Together we create products and experiences people once couldn't have imagined, and now, can't imagine living without. It's the diversity of those people and their ideas that inspires the innovation that runs through everything we do.

Description

APPLE INC has the following available in Cupertino, California and various unanticipated locations throughout the USA. Work with logic design team to understand partition architecture and driving physical aspects early in design cycle. Complete netlist to GDS2 implementation for partition(s) meeting schedule and design goals. Conduct timing, physical and electrical verification, driving the signoff closure for the partitions. Resolve design and flow issues related to physical design, identifying potential solutions and driving execution. Evaluate floorplan/netlist quality, provide feedback and assist refining those to push for better PPA results. Monitor PNR run results and provide solutions to problems that arise during the process. Generate and implement ECOs to fix timing, noise and EM IR violations. Assist in flow development for chip integration. 40 hours/week. At Apple, base pay is one part of our total compensation package and is determined within a range. This provides the opportunity to progress as you grow and develop within a role. The base pay range for this role is between $151,091 - $214,500/yr and your base pay will depend on your skills, qualifications, experience, and location. PAY & BENEFITS: Apple employees also have the opportunity to become an Apple shareholder through participation in Apple's discretionary employee stock programs. Apple employees are eligible for discretionary restricted stock unit awards, and can purchase Apple stock at a discount if voluntarily participating in Apple's Employee Stock Purchase Plan. You'll also receive benefits including: Comprehensive medical and dental coverage, retirement benefits, a range of discounted products and free services, and for formal education related to advancing your career at Apple, reimbursement for certain educational expenses - including tuition. Additionally, this role might be eligible for discretionary bonuses or commission payments as well as relocation. Learn more about Apple Benefits: https://www.apple.com/careers/us/benefits.html. Note: Apple benefit, compensation and employee stock programs are subject to eligibility requirements and other terms of the applicable plan or program.

• Master's degree or foreign equivalent in Electrical and Computer Engineering or related field.
• Experience and/or education must include:
• Understanding of VLSI design in the context of large chips
• Knowledge of CMOS fundamentals for logic design
• Familiarity with Place and Route methodologies (PnR) to implement a design from netlist to GDS
• Understanding of Static Timing Analysis (STA) concepts to enable timing closure of the placed and routed design
• Understanding of Physical Design Verification concepts like DRC, LVS and Antenna to enable design fabrication
• Use of Verilog coding and netlist connectivity
• Use of standard cells and compiled memories and their properties

• N/A