4,012 jobs for "Validation Engineer"

Principal Software Engineer

At Cadence - Noida

Posted on Sep 16

View job Apply on company site

Strategic Marketing - Applied OLED BU

At Applied Materials - Pyeongtaek-Mokok

Posted on Sep 15

View job Apply on company site

Senior Software Engineer- Public Cloud Infrastructure

At Salesforce - Bellevue

Posted on Sep 15

View job Apply on company site

Global Authorities Product Manager

At JPMorgan Chase - Newark · New York

Posted on Sep 14

View job Apply on company site

Senior Plant Controls Engineer - Global Design Leader

At GE Vernova - Schenectady

Posted on Sep 14

View job Apply on company site

Toolroom supervisor - Molds

At Eaton - Nogales

Posted on Sep 13

View job Apply on company site

Senior Technical Program Manager - Hardware

At Uber - Sunnyvale

Posted on Sep 12

View job Apply on company site

Staff Technical Program Manager - Hardware

At Uber - Sunnyvale

Posted on Sep 12

View job Apply on company site

Power Electronics Co-Op

At Schneider Electric - Andover

Posted on Sep 12

View job Apply on company site

Manager, Data Scientist - Card Mainstreet

At Capital One - McLean · Richmond

Posted on Sep 12

View job Apply on company site

Technology Support Lead - AI and Production Management Tools

At JPMorgan Chase - Columbus · Plano

Posted on Sep 11

View job Apply on company site

Senior Software Systems Engineer, Autonomous Vehicles - Metrics & Evaluation

At General Motors - Sunnyvale

Posted on Sep 11

View job Apply on company site

Electrical Engineer

At GE Vernova - Salem

Posted on Sep 10

View job Apply on company site

Summer Associate Internship (Information Security Analyst)

At Navy Federal Credit Union - Vienna

Posted on Sep 10

View job Apply on company site

Summer Associate Internship (Product Security Engineer)

At Navy Federal Credit Union - Vienna

Posted on Sep 10

View job Apply on company site

Summer Associate Internship (Data Engineer)

At Navy Federal Credit Union - Vienna

Posted on Sep 10

View job Apply on company site

Summer Associate Internship (Security Workflow Engineer)

At Navy Federal Credit Union - Vienna

Posted on Sep 10

View job Apply on company site

Senior Engineer I, Design for Safety & Reliability

At Schneider Electric - Bangalore

Posted on Sep 9

View job Apply on company site

Systems Test Leader, Data Centers

At Schneider Electric - Raleigh

Posted on Sep 9

View job Apply on company site

Senior Analyst - Data Quality

At Schneider Electric - Mumbai

Posted on Sep 9

View job Apply on company site

Cadence

Principal Software Engineer

Noida, IndiaPosted Sep 16, 2026

Apply on company site View full job

At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.

Design and implement a full, dedicated, and flexible (e.g., UVM based) verification environment
Involved with all aspects of pre-silicon verification at unit and system level to ensure functional correctness and performance of the overall system-level solution.
Defining verification strategy from IP to top digital integration
Define requirements for block level and full-chip level verification infrastructure
Create test plans for unit-level and chip-level verification and post-silicon validation
Debug failures and drive in-time resolution of bugs
Create coverage monitors and drive coverage to required quality targets
Develop tools, test benches, and test suites (UVM, C++/C ) to execute test plans.
Write functional coverage, analyze both code and functional coverage, and close coverage gaps
Develop and use unit level test benches that use functional tests as well as constrained random stimulus.
When needed, define and develop formal verification environment

Skills

BS or MS in EE, CS or related engineering discipline
5-10 years of demonstrated experience in verification of IPs, Digital Design and SoCs
Strong experience in design and verification standards and methodologies (SVA, UVM/OVM).
In-depth knowledge of Verilog and System Verilog HDL and experience with simulators and waveform debugging tools
Solid understanding and experience with verification of Digital Design and SoC architectures including test planning, constrained random test generation, test stimulus, code coverage, functional coverage.
A thorough understanding of the high-level verification flow methodology (test plan generation, test generation, failure analysis, coverage analysis and closure).
Strong experience creating test benches and automating regression test suites, preparing, and presenting detailed verification reviews
Knowledge of state-of-the-art EDA tools (e.g., Cadence Xcelium...)
Experience with formal verification is plus.
Programming experience in languages common to the industry (e.g., C, C++, Shell scripting)
Solid scripting skills (Python preferred or Perl or TCL).
Knowledge of test and DFT (Scan insertion, Scan compression, test coverage analysis, ATPG pattern generation, simulation and debug, IEEE 1149.1, 1500 and 1687 standards)

We're doing work that matters. Help us solve what others can't.

About Cadence

Cadence is a pivotal leader in computational software.

Size: 10,000+ employees
Industry: Technology

View company profile