Yield Defect Engineer

Who We Are

Applied Materials is a global leader in materials engineering solutions used to produce virtually every new chip and advanced display in the world. We design, build and service cutting-edge equipment that helps our customers manufacture display and semiconductor chips - the brains of devices we use every day. As the foundation of the global electronics industry, Applied enables the exciting technologies that literally connect our world - like AI and IoT. If you want to push the boundaries of materials science and engineering to create next generation technology, join us to deliver material innovation that changes the world.

What We Offer

Location:
Singapore,SGP

You'll benefit from a supportive work culture that encourages you to learn, develop, and grow your career as you take on challenges and drive innovative solutions for our customers. We empower our team to push the boundaries of what is possible-while learning every day in a supportive leading global company. Visit our Careers website to learn more.

• Lead yield development activities across early technology development, pilot runs, and high‑volume manufacturing ramp.
• Identify, analyze, and eliminate yield limiters related to process variation, integration interactions, and design sensitivities.
• Define and execute yield-focused DOEs to characterize process windows, sensitivity drivers, and defect mechanisms.
• Perform detailed yield data analysis, including parametric, inline, defect, and final test data, to guide process improvements.
• Collaborate with process integration and module teams (lithography, etch, deposition, CMP, metrology) to close yield gaps.
• Drive root-cause analysis for systematic and random yield loss using statistical, physical, and failure analysis methods.
• Provide feedback to design teams on DFM / DfY (Design for Yield) opportunities and layout-related yield risks.
• Support technology transfer to high-volume manufacturing, ensuring yield performance meets business requirements.
• Establish yield monitoring strategies, control plans, and baseline metrics for sustained manufacturing performance.
• Contribute to yield ramp strategies and technology roadmaps, balancing performance, cost, and manufacturability.
• Mentor junior engineers and technicians on yield analysis tools, methodologies, and best practices.

• Master's degree or PhD in Electrical Engineering, Chemical Engineering, Materials Science, or a related field (PhD preferred).
• Minimum 5 years of industry experience, with 3+ years in yield development, process integration, or manufacturing yield engineering, preferably in high‑volume semiconductor environments.
• Strong understanding of semiconductor fabrication processes and their impact on yield (lithography, etch, deposition, metrology).
• Demonstrated expertise in statistical yield analysis and process control, including DOE, SPC, JMP, and multivariate analysis.
• Experience correlating inline, defect, electrical, and optical test data to yield performance.
• Ability to read and interpret layout data (GDS, OASIS); familiarity with OPC and layout-related yield effects is a strong plus.
• Knowledge of photonics devices, optical components, and optical test methodologies is desirable.
• Strong communication skills with the ability to clearly present yield results and recommendations to cross‑functional and senior stakeholders.
• Highly organized and detail‑oriented, capable of managing multiple yield improvement efforts in parallel.
• Familiarity with semiconductor manufacturing standards and best practices (ISO, SEMI, ITAR) and basic project management skills are a plus.

• Recognized as a technical expert in yield development and yield learning methodologies.
• Demonstrates deep expertise in own discipline with strong understanding of upstream and downstream process interactions.

• Anticipates yield, cost, and manufacturability risks; proactively recommends yield improvement and risk‑mitigation actions.

• Leads yield improvement initiatives involving high technical complexity and cross‑functional coordination.
• Defines execution strategies for yield ramp and yield recovery programs.

• Solves complex, non‑obvious yield problems with significant business impact using analytical, statistical, and creative approaches.

• Influences technology readiness, manufacturing ramp decisions, and resource prioritization through yield performance outcomes.

• Effectively communicates complex yield issues, anticipates concerns, and influences decisions at senior technical and management levels.