Physical Design Engineer ICT3

Imagine what you can do here. Apple is a place where extraordinary people gather to do their lives best work. Together we create products and experiences people once couldn't have imagined, and now, can't imagine living without. It's the diversity of those people and their ideas that inspires the innovation that runs through everything we do.

Description

APPLE INC has the following available in Austin, Texas. Lead physical verification activities from early design stages through tape-out, working with front-end teams to set up verification requirements and methodologies. Run full-chip verification flows like DRC, LVS, antenna checking, and ERC across different design levels. Create floor planning guidelines that merge foundry rules with our chip requirements, debug verification issues with SoC and IP teams, and build standardized verification flows to help ensure working silicon on the first pass. Own the complete physical implementation for multiple design blocks. Handle everything from floor planning and cell placement to clock tree synthesis and routing. Create optimized floorplans with proper pin assignments and power networks, work with timing teams on constraints, and drive area and power optimizations to hit target specs. Handle final sign-off verification including timing analysis, electrical checks, and fixing any timing or signal integrity problems that come up during tape-out. Build and maintain automation tools using TCL, Python, Perl, and shell scripting to make physical design workflows more efficient. Write scripts that parse various file formats and EDA tool logs to automate analysis and reporting. Manage code using Git or Perforce, coordinate projects through tools like JIRA, and develop frameworks that integrate with standard EDA tools from Cadence, Synopsys, and Mentor Graphics. 40 hours/week.

Preferred Qualifications

N/A

Minimum Qualifications

Master's degree or foreign equivalent in Electrical Engineering, Electrical and Computer Engineering, Software Engineering, or related field and 3 years of experience in the job offered or related occupation.

2 years of experience with each of the following skills is required:

Experience with physical verification checks including design rule checks (DRC), layout vs schematic (LVS), antenna checks (ANT), and electrical rule checks (ERC) at partition, cluster and top design levels.