8 jobs for "Simulation & Verification Engineer - HVDC"

Lead Design Engineer

At Cadence - Austin

Posted on Nov 7

View job Apply on company site

Validation and Verification Engineer, Aviation Engineering

At Skyryse - El Segundo

Posted on Nov 7

View job Apply on company site

Engineer - Flow & Thermal

At Eaton - Hadapsar

Posted on Nov 2

View job Apply on company site

CST Application Engineer Intern - Physical Systems

At Cadence - San Jose

Posted on Nov 3

View job Apply on company site

Senior Engineer II, Electronics Hardware Technical Lead

At Schneider Electric - Bangalore

Posted on Nov 6

View job Apply on company site

Project Engineer

At Hitachi Energy - Xi'An

Posted on Nov 2

View job Apply on company site

Senior Mechanical Design Engineer

At Intuitive - Sunnyvale

Posted on Nov 6

View job Apply on company site

Lab Assistant 2

At Intuitive - Sunnyvale

Posted on Nov 2

View job Apply on company site

Cadence

Lead Design Engineer

AustinPosted today

Apply on company site View full job

At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.

#### Responsibilities:

* Design and integration of IPs in SoC based on high-level architectural specifications from customers.
* Perform Lint/CDC checks on the design for quality assurance and resolve related issues.
* Create synthesis constraints for the design at the IP and SoC level and perform basic synthesis for PPA (Power, Performance, Area) optimization.
* Create detailed Microarchitectural Specification documents for the design.
* Provide support to the verification team for test plan creation, coverage analysis, and feature debugging.
* Provide support to the physical design team as needed for design implementation.
* Implement innovative solutions to automate repetitive tasks.
* Collaborate within and across teams for effective project execution.

#### Requirements:

* B.E./B.Tech/M.Tech with 5-8 years of experience as a digital design engineer.
* Strong knowledge of digital design fundamentals and Verilog/SystemVerilog (SV).
* Solid knowledge of Lint/CDC tools and the ability to set up flows from scratch.
* Knowledge of creating synthesis constraints and Static Timing Analysis (STA); familiarity with synthesis tools is a plus.
* Familiarity with simulation tools (e.g., Xcelium, Verisium) to support verification.
* Experience with AMBA protocols and other ARM IPs is a plus.
* Experience with high-speed IPs such as PCIe, Ethernet, and DDR is a plus.
* Proficiency in scripting languages (Python/Perl/Tcl).
* Ability to innovate and automate repetitive tasks.
* Good communication skills for effective cross-functional collaboration.

We're doing work that matters. Help us solve what others can't.

About Cadence

Cadence is a pivotal leader in computational software.

Size: 10,000+ employees
Industry: Technology

View company profile