1,234 jobs for "Lead Automation Engineer"

Lead Application Engineer

At Cadence - Zhubei

Posted on Oct 30

View job Apply on company site

Lead Product Engineer

At Cadence - San Jose

Posted on Oct 21

View job Apply on company site

Senior Lead Software Engineer- Python AI

At JPMorgan Chase - Plano · Columbus

Posted on Oct 20

View job Apply on company site

Lead Project Engineer

At GE Vernova

Posted on Oct 19

View job Apply on company site

Lead Platform Engineer - Cloud Foundry & Kubernetes

At JPMorgan Chase - Glasgow · London

Posted on Oct 16

View job Apply on company site

Lead Software Engineer

At Cadence - Austin

Posted on Oct 16

View job Apply on company site

Lead Software Engineer in Test

At Cadence - Noida

Posted on Oct 16

View job Apply on company site

Lead Application Engineer - Actran

At Cadence - Shanghai

Posted on Oct 16

View job Apply on company site

Lead Software Engineer - iOS Developer

At JPMorgan Chase - Dublin

Posted on Oct 14

View job Apply on company site

Analog Simulation/Env Automation CAD Engineer

At Apple - Austin

Posted on Oct 10

View job Apply on company site

Analog Simulation/Env Automation CAD Engineer

At Apple - Austin

Posted on Oct 10

View job Apply on company site

Lead, Software Engineer

At Broadridge - Toronto

Posted on Nov 5

View job Apply on company site

Lead Software Engineer

At Coupa - Remote / Flexible

Posted on Oct 30

View job Apply on company site

Project Engineer Aux Automation BMS

At Hitachi Energy - Chennai

Posted on Oct 23

View job Apply on company site

Lead Platform Engineer, Backup as a Service (BaaS)

At DTCC - Coppell · Tampa

Posted on Oct 20

View job Apply on company site

Expert Automation & Observability Engineer

At Ensono - Remote / Flexible

Posted on Oct 18

View job Apply on company site

Lead Manufacturing Engineer

At Jabil

Posted on Oct 14

View job Apply on company site

Lead Cyber Security Engineer

At GE Vernova - Noida

Posted on Oct 14

View job Apply on company site

Experienced QA Engineer with Hands-on Automation and AI Skills

At Deloitte - Austin · Boston

Posted on Nov 3

View job Apply on company site

Lead Site Reliability Engineer

At JPMorgan Chase - Houston

Posted on Oct 29

View job Apply on company site

Cadence

Lead Application Engineer

Zhubei, TaiwanPosted 9 days ago

Apply on company site View full job

At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.

Responsibilities:

• Engage with customers to understand verification challenges and identify suitable AI-assisted verification use cases. - UVM testbench and component generation - Test and sequence generation - VIP integration and configuration - Assertion and functional coverage generation - Simulation failure triage and root-cause analysis - Log and waveform analysis - Verification flow automation

• Develop and optimize SystemVerilog/UVM-based verification environments for IP, subsystem, and SoC designs.

• Develop reusable prompts, skills, agents, scripts, and AI-assisted workflows for customer applications.

• Conduct technical evaluations, benchmarks, demonstrations, workshops, and customer training.

• Troubleshoot UVM, simulation, AI integration, and verification flow issues.

• Collaborate with R&D, Product Engineering, and support teams to address customer requirements and technical issues.

• Develop technical collateral, AI use cases, reference flows, and best practices.

Qualifications:

• MS degree in Electrical Engineering, Computer Engineering, Computer Science, or a related field.

• Five or more years of experience in digital design, functional verification, or EDA application engineering.

• Strong hands-on experience with SystemVerilog and UVM.

• Experience developing UVM environments, including agents, sequences, scoreboards, reference models, functional coverage, and register models.

• Strong understanding of constrained-random and coverage-driven verification methodologies.

• Experience integrating and debugging Verification IP in UVM-based environments.

• Experience with simulation, debug, coverage analysis, or low-power verification.

• Experience with Cadence tools such as Xcelium, Verisium, or VIP is a strong advantage.

• Strong scripting skills in Python, TCL, shell scripting, or Perl.

• Ability to translate verification challenges into practical and measurable AI-assisted solutions.

• Strong problem-solving, communication, presentation, and customer engagement skills.

Preferred Qualifications:

• Experience architecting reusable UVM environments for complex SoC or subsystem verification.

• Experience applying AI or automation to testbench generation, sequence generation, coverage, debug, or regression analysis.

• Familiarity with LLM APIs, prompt engineering, RAG, vector databases, agent-based workflows, MCP, or tool-calling frameworks.

• Experience deploying AI solutions in cloud-based or on-premises environments.

• Knowledge of CPU, interconnect, memory subsystem, low-power, or UPF verification.

• Familiarity with one or more protocols, including: - AMBA CHI, AXI, or AHB - USB or USB4 - LPDDR or HBM - UFS, UniPro, or M-PHY - PCI Express - DisplayPort or eMMC

We're doing work that matters. Help us solve what others can't.

About Cadence

Cadence is a pivotal leader in computational software.

Size: 10,000+ employees
Industry: Technology

View company profile