62 jobs for "Physical Synthesis CAD Engineer"

CPU Design Timing Engineer

At Apple - Beaverton

Posted on Oct 16

View job Apply on company site

CPU Design Timing Engineer

At Apple - Austin

Posted on Oct 14

View job Apply on company site

Apple

CPU Design Timing Engineer

Beaverton, ORPosted 23 days ago

Apply on company site View full job

Imagine what you could do here. At Apple, new ideas have a way of becoming extraordinary products, services, and customer experiences very quickly. Bring passion and dedication to your job and there's no telling what you could accomplish. Dynamic, hard-working people and inspiring, innovative technologies are the norm here. The people who work here have reinvented entire industries with all Apple Hardware products! The same passion for innovation that goes into our products also applies to our practices strengthening our commitment to leave the world better than we found it. Join us to help deliver groundbreaking Apple products!

Apple's Silicon Engineering Group (SEG) is hiring hardworking engineers for CPU block-level implementation.

Description

As a CPU Design Timing Engineer, you will be responsible for the timing closure of the project. Responsibilities include but are not limited to:
• Working with the CAD team to develop the timing flow that will be used on the project including scripting to improve analysis flows and engineer efficiency
• Working extensively with CPU micro-architects and implementation engineers to drive timing closure for the CPU

Preferred Qualifications

Implementation experience on high performance CPU designs

Working knowledge of CPU microarchitecture including common critical loops for timing and understanding of low power microarchitecture and implementation techniques for CPUs

Good understanding of physical design tools and methodology including but not limited to physically aware synthesis and place & route tools and flows, extraction, and other analysis flows, and physical design verification (LEC, DVS, etc.)

Knowledge of static timing tools and flows including how to handle multiple clock and power domains

Knowledge of device physics especially aspects which impact timing: cross talk, noise, OCV, uncertainty and derate methodology

Minimum Qualifications

Minimum BS and 10+ years of relevant industry experience

Experience working on timing for 1 ghz+ designs, including how to handle multiple clock and power domains

Experience with one of the following static timing tools: Primetime or Tempus

Experience with cross talk, noise, OCV, uncertainty, and derate methodology

Experience with script writing and debugging in one or more of the following languages: TCL, Perl, Python

About Apple

Working at Apple means doing more than you ever thought possible and having more impact than you ever imagined.

Size: 10,000+ employees
Industry: Technology

View company profile