2,683 jobs for "Senior Technical Architect"

Lead Design Engineer - Verification

At Cadence - Nanjing

Posted on Sep 29

View job Apply on company site

Principal AI/ML Engineer

At Vanguard - Malvern · Charlotte

Posted on Sep 24

View job Apply on company site

Electrical Distribution Design Leader

At Schneider Electric - Bratislava · Ljubljana

Posted on Sep 21

View job Apply on company site

MES Solution Architect Manager (Siemens Opcenter Core/Camstar)

At Deloitte - Atlanta · Austin

Posted on Sep 19

View job Apply on company site

Sr Manager, Enterprise Data Engineering

At Palo Alto Networks - Bengaluru

Posted on Sep 18

View job Apply on company site

Principal Machine Learning Engineer

At Atlassian - Remote / Flexible

Posted on Sep 18

View job Apply on company site

Principal Forward Deployed Engineer, Italian Speaking

At Salesforce - Rome

Posted on Sep 17

View job Apply on company site

Software Engineer SME

At Leidos - Tucson

Posted on Sep 11

View job Apply on company site

Software Engineer SME

At Leidos - Englewood

Posted on Sep 11

View job Apply on company site

Software Engineer SME

At Leidos - Gaithersburg

Posted on Sep 11

View job Apply on company site

Software Engineer SME

At Leidos - Chantilly

Posted on Sep 11

View job Apply on company site

Software Engineer SME

At Leidos - Alexandria

Posted on Sep 11

View job Apply on company site

Software Engineer SME

At Leidos - St. Louis

Posted on Sep 11

View job Apply on company site

Distinguished Platform Solutions Architect- Remote

At Experian - Remote / Flexible

Posted on Sep 10

View job Apply on company site

Staff Engineer, Product Software (Java/Spring Boot & React)

At Equinix, Inc - Remote / Flexible

Posted on Sep 4

View job Apply on company site

Principal Cybersecurity Engineer

At Leidos - Adelphi

Posted on Sep 2

View job Apply on company site

Sr. Web Application Developer

At Leidos - Indianapolis

Posted on Sep 2

View job Apply on company site

DT Enterprise Architecture Analyst

At GE Vernova - Chennai

Posted on Aug 24

View job Apply on company site

Director, Digital AdTech Engineering

At Warner Bros. Discovery - New York

Posted on Aug 24

View job Apply on company site

Principal AI/ML Engineer

At General Motors - Remote / Flexible

Posted on Jun 30

View job Apply on company site

Cadence

Lead Design Engineer - Verification

Nanjing, ChinaPosted Sep 29, 2026

Apply on company site View full job

At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.

Primary Responsibilities:

- Contributor and senior technical engineer in the IP verification team, especially on high-performance Consumer PHYs including eUSB2v2, USB4-PHY, PCIe, eDP/DP, SATA, etc.

- Develop and maintain UVM-based verification environments: testbench architecture, agents/UVCs, sequences, scoreboards, register models (UVM RAL) and checkers, from block level to PHY top and controller+PHY subsystem level.

- Create verification plans (vPlan) from protocol specifications and design documents; define functional coverage models, assertions (SVA) and testing strategy including corner conditions and error injection; drive coverage closure and signoff quality metrics.

- Run and maintain regressions with simulation/regression platforms (Xcelium, vManager); triage failures, debug RTL/testbench issues with waveform tools (Verisium/SimVision), and track them to root cause and closure.

- Apply low-power verification (power islands, state retention, isolation), clock/reset domain crossing checks (CDC/RDC), X-propagation, gate-level simulation and formal techniques as required by the project.

- Integrate and configure commercial VIPs for serial protocols; verify firmware/hardware interaction and PHY bring-up/configuration flows together with firmware and design teams.

- Work with the design team on testability of features, support lab bring-up and pre/post-silicon debug for global customers.

- Partner closely with the Project Management Team to collaborate with various skill groups in Nanjing and multiple worldwide geographies to complete the IP deliverables with high quality; contribute to verification infrastructure, methodology and QA for customer releases.

Position Requirements:

- MS / BS in Electrical/Computer Engineering or related degree.

- 3+ years of relative industry working experience in digital/ASIC verification.

- Solid hands-on experience with SystemVerilog and UVM; good knowledge of best practices and flows in constrained-random verification, functional coverage and assertion-based verification within an end-to-end methodology.

- Knowledge of one or more industry serial standards, such as USB, DP, PCIe, Ethernet, etc., and their link training / power management / protocol layering.

- Experience with verification planning and coverage-driven signoff.

- Understanding basics of Analog Mixed-Signal verification, and a system view of physical interface IPs and their typical applications.

- One Team mentality with a passion to innovate and a can-do attitude.

- Strong cross-functional communication skills in both English and Mandarin.

- Self-starter and highly motivated.

Qualifications as Plus

- Direct verification experience of high-speed serial interface link IPs (PHY/PCS/controller) in advanced technology nodes.

- Experience with Cadence verification tool suite: Xcelium, vManager, Verisium, JasperGold (formal/CDC), Palladium emulation.

- Experience with low-power verification (UPF/CPF), gate-level simulation, and mixed-signal co-simulation.

- Scripting and automation skills: Python, Perl, Tcl, Makefile/regression infrastructure; interest in AI-assisted verification

- Experience controller+PHY subsystem-level verification.

We're doing work that matters. Help us solve what others can't.

About Cadence

Cadence is a pivotal leader in computational software.

Size: 10,000+ employees
Industry: Technology

View company profile