113 jobs for "Technical Lead Simulation Engineering SIL/HIL, Cuda/Opencl"

Lead Application Engineer

At Cadence - Zhubei

Posted on Oct 30

View job Apply on company site

OLED Device Engineer

At Apple - Cupertino

Posted on Oct 19

View job Apply on company site

Sr System Engineer - AV Labs

At Uber - Sunnyvale

Posted on Nov 5

View job Apply on company site

Electronic Systems Product Advisor

At Cummins - Seattle

Posted on Nov 2

View job Apply on company site

IND Red Team Engineer, Malware Developer, Security

At The Hartford - Hyderabad

Posted on Nov 5

View job Apply on company site

Principal Systems Engineer - Autonomy Behavior Validation

At General Motors - Sunnyvale

Posted on Nov 4

View job Apply on company site

Senior Design Engineer

At Applied Materials

Posted on Oct 22

View job Apply on company site

Principal, Electronics Hardware Technical Lead

At Schneider Electric - Shanghai

Posted on Nov 6

View job Apply on company site

Lead Software Engineer (Geometry)

At Cadence - Remote / Flexible

Posted on Oct 16

View job Apply on company site

Technical Manager

At Cummins - Nuneaton

Posted on Nov 2

View job Apply on company site

Junior Signal Processing Engineer

At Leidos - Arlington

Posted on Oct 17

View job Apply on company site

Director of Algorithms Engineering - Physics

At ASML - San Jose

Posted on Oct 22

View job Apply on company site

Principal Engineer - PVTP Architecture

At General Motors - Seattle

Posted on Oct 31

View job Apply on company site

Lead Engineer - ST Accessories (Steam Systems)

At GE Vernova - Bengaluru

Posted on Oct 22

View job Apply on company site

Wireless Module Engineer

At Apple - Austin

Posted on Oct 17

View job Apply on company site

Senior Power Systems Architect - F/H

At Schneider Electric - EYBENS

Posted on Oct 28

View job Apply on company site

Lead HV Equipment Engineer

At GE Vernova - Saratoga Springs

Posted on Oct 14

View job Apply on company site

System Architect - Brake and Thermal HIL

At General Motors - Markham · Oshawa

Posted on Oct 29

View job Apply on company site

Sr Engineering Program Manager, Evaluation - Special Projects

At Apple - Cupertino

Posted on Oct 16

View job Apply on company site

Analytical Structural and Dynamic Systems Tech Specialist

At Cummins - Darlington

Posted on Oct 24

View job Apply on company site

Cadence

Lead Application Engineer

Zhubei, TaiwanPosted 10 days ago

Apply on company site View full job

At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.

Responsibilities:

• Engage with customers to understand verification challenges and identify suitable AI-assisted verification use cases. - UVM testbench and component generation - Test and sequence generation - VIP integration and configuration - Assertion and functional coverage generation - Simulation failure triage and root-cause analysis - Log and waveform analysis - Verification flow automation

• Develop and optimize SystemVerilog/UVM-based verification environments for IP, subsystem, and SoC designs.

• Develop reusable prompts, skills, agents, scripts, and AI-assisted workflows for customer applications.

• Conduct technical evaluations, benchmarks, demonstrations, workshops, and customer training.

• Troubleshoot UVM, simulation, AI integration, and verification flow issues.

• Collaborate with R&D, Product Engineering, and support teams to address customer requirements and technical issues.

• Develop technical collateral, AI use cases, reference flows, and best practices.

Qualifications:

• MS degree in Electrical Engineering, Computer Engineering, Computer Science, or a related field.

• Five or more years of experience in digital design, functional verification, or EDA application engineering.

• Strong hands-on experience with SystemVerilog and UVM.

• Experience developing UVM environments, including agents, sequences, scoreboards, reference models, functional coverage, and register models.

• Strong understanding of constrained-random and coverage-driven verification methodologies.

• Experience integrating and debugging Verification IP in UVM-based environments.

• Experience with simulation, debug, coverage analysis, or low-power verification.

• Experience with Cadence tools such as Xcelium, Verisium, or VIP is a strong advantage.

• Strong scripting skills in Python, TCL, shell scripting, or Perl.

• Ability to translate verification challenges into practical and measurable AI-assisted solutions.

• Strong problem-solving, communication, presentation, and customer engagement skills.

Preferred Qualifications:

• Experience architecting reusable UVM environments for complex SoC or subsystem verification.

• Experience applying AI or automation to testbench generation, sequence generation, coverage, debug, or regression analysis.

• Familiarity with LLM APIs, prompt engineering, RAG, vector databases, agent-based workflows, MCP, or tool-calling frameworks.

• Experience deploying AI solutions in cloud-based or on-premises environments.

• Knowledge of CPU, interconnect, memory subsystem, low-power, or UPF verification.

• Familiarity with one or more protocols, including: - AMBA CHI, AXI, or AHB - USB or USB4 - LPDDR or HBM - UFS, UniPro, or M-PHY - PCI Express - DisplayPort or eMMC

We're doing work that matters. Help us solve what others can't.

About Cadence

Cadence is a pivotal leader in computational software.

Size: 10,000+ employees
Industry: Technology

View company profile