135 jobs for "Lead Verification and Validation Engineer"

Design Verification Lead

At Apple - Austin

Posted on Oct 17

View job Apply on company site

Space Force Technical Director

At Leidos - Colorado Springs

Posted on Oct 10

View job Apply on company site

V&V Engineer

At Schneider Electric - Adelaide

Posted on Nov 4

View job Apply on company site

Cleared Senior/Principal RD Systems Engineer - Mobile Guardian Transporter Quality, Hybrid

At Sandia National Laboratories

Posted on Nov 5

View job Apply on company site

Product Engineer

At Cummins - Cwmbran

Posted on Nov 3

View job Apply on company site

Lead Validation & Verification Project Engineer

At GE Vernova - Noida

Posted on Nov 3

View job Apply on company site

Process Quality Engineer

At GE Vernova - Houston

Posted on Oct 31

View job Apply on company site

Early Career RD Systems Engineer - Surety Engineering, Onsite

At Sandia National Laboratories

Posted on Oct 28

View job Apply on company site

Senior Engineer II

At Schneider Electric - Cedar Rapids

Posted on Oct 27

View job Apply on company site

Lead Design Engineer

At Eaton - Worcester

Posted on Oct 23

View job Apply on company site

Lead Project Engineer - Systems Engineering - Rail Applications

At GE Vernova - Rugby

Posted on Oct 30

View job Apply on company site

Sr. Electronics Engineer

At iRhythm Technologies - Orange County

Posted on Nov 5

View job Apply on company site

Sr. Design Engineer

At BD - Bengaluru

Posted on Oct 16

View job Apply on company site

FuSa SW Architects_ISO 26262

At Aptiv - Bangalore

Posted on Oct 15

View job Apply on company site

Staff Mechanical Engineer - Future Opportunity

At Intuitive - Sunnyvale

Posted on Oct 22

View job Apply on company site

Lead Human Factors Engineer

At GE Vernova - Wilmington

Posted on Oct 28

View job Apply on company site

Senior Subsystem Integration Leader (SIL) - Machine Head

At GE Vernova - Greenville

Posted on Oct 21

View job Apply on company site

Verification & Validation Engineer

At GE Vernova - Stafford

Posted on Oct 20

View job Apply on company site

Applied AI Machine Learning Vice President (Fraud Modelling)

At JPMorgan Chase - London

Posted on Nov 3

View job Apply on company site

Senior Design Engineer

At Eaton - Woodridge

Posted on Nov 8

View job Apply on company site

Apple

Design Verification Lead

Austin, TXPosted 22 days ago

Apply on company site View full job

At Apple we push the boundaries of innovation to create extraordinary experiences for millions of users worldwide. We are seeking a Senior Engineering Leader - in the area of Silicon Design Verification to lead one or more high-caliber verification teams in developing cutting-edge silicon IPs. In this role, you will provide technical leadership, drive best practices, and ensure the first-pass success of our silicon designs. You will play a crucial role in architecting verification methodologies, managing project execution, and fostering a culture of technical excellence within your teams.

Description

As a hands-on leader you will work closely with cross functional teams to define and implement scalable, reusable, and efficient verification strategies. You will be expected to grow and guide a team of talented verification engineers, ensuring the highest quality silicon products that meet Apple's performance, power, and area targets. Key Responsibilities include but not limited to lead, grow and mentor a team of verification engineers, providing technical guidance, career development, and performance management. Collaborate with architecture, design, and software teams to define verification requirements, drive verification strategy, planning, environment implementation and methodology. As well as define and execute functional and power-aware verification plans, focusing on test coverage, formal verification, and assertion-based verification using SystemVerilog and UVM methodologies. You also provide technical leadership by mentoring, reviewing team members' work, and fostering a culture of innovation and collaboration. And continuously refine verification strategies to improve efficiency, speed, and completeness.

Preferred Qualifications

12+ years of experience in ASIC/SoC verification, including at least 3 years in a senior leadership role managing teams of engineers.

Experience with post-silicon validation and debug.

Familiarity with performance modeling, emulation, or prototyping.

Hands-on experience with low-power design verification (UPF methodology, clock gating, power intent validation, etc.).

Understanding of mixed-signal interactions and analog modeling for verification.

Background in high-speed interfaces (e.g., PCIe, USB, DDR), power-aware verification methodologies, formal verification, and constrained-random testbenches.

Proven track record of delivering high-performance silicon with first-pass success.

Deep expertise in SystemVerilog, UVM, and modern verification methodologies.

Strong debugging and problem-solving skills for complex system-on-chip (SoC) designs.

Experience leading multi-site teams and cross-functional collaboration with architecture, design, and software groups.

Experience with coverage-driven verification methodologies and regression-driven verification strategies.

Excellent communication and leadership skills, with a proven track record of developing high-performing teams and mentoring engineers.

Minimum Qualifications

BS and a minimum of 20 years relevant industry experience.

About Apple

Working at Apple means doing more than you ever thought possible and having more impact than you ever imagined.

Size: 10,000+ employees
Industry: Technology

View company profile