2,425 jobs for "Electrical Engineering"

Lead Application Engineer

At Cadence - Zhubei

Posted on Oct 30

View job Apply on company site

Principal, Electronics Hardware Design - Power Electronics

At Schneider Electric - Bangalore

Posted on Oct 30

View job Apply on company site

Technical Support Expert L3 - eMobility (m/f/d)

At Schneider Electric - Raunheim

Posted on Oct 30

View job Apply on company site

Internship - Mechatronics Engineer

At ASML - Wilton

Posted on Oct 30

View job Apply on company site

Software Engineer [Multiple Positions Available]

At JPMorgan Chase - Houston

Posted on Oct 29

View job Apply on company site

Lead Field Services Engineer

At GE Vernova - Imperial

Posted on Oct 29

View job Apply on company site

Working Student Spare Parts & Training Plan (m/w/d)

At GE Vernova - Berlin

Posted on Oct 29

View job Apply on company site

Lead Software Engineer

At Cadence - Zhubei

Posted on Oct 29

View job Apply on company site

Sr Principal Project Manager - AE

At Cadence - Shanghai

Posted on Oct 29

View job Apply on company site

Software Engineer II: Hardware Job Scheduler R&D

At Cadence - Belo Horizonte

Posted on Oct 29

View job Apply on company site

Radar Signal Processing Engineer

At Leidos - Arlington

Posted on Oct 29

View job Apply on company site

Radar Signal Processing Engineer

At Leidos - San Diego

Posted on Oct 29

View job Apply on company site

Associate Substation Engineer

At Leidos - Chicago

Posted on Oct 29

View job Apply on company site

MV-Bidding Engineer

At Eaton - Changzhou

Posted on Oct 29

View job Apply on company site

Senior/Principal RD Materials Science -Nanofabrication, Nanoelectronics, and Nanophotonics, Onsite

At Sandia National Laboratories

Posted on Oct 29

View job Apply on company site

Sr Quality Assurance Engineer

At GE Vernova - Hyderabad

Posted on Oct 28

View job Apply on company site

PhD Research Intern - Music-Conditioned Video

At Dolby - Beijing

Posted on Oct 28

View job Apply on company site

PhD Research Intern

At Dolby - Beijing

Posted on Oct 28

View job Apply on company site

Controls Engineer - (Off Shift) - Lockport

At General Motors - Lockport

Posted on Oct 28

View job Apply on company site

Junior Offensive Cyber Engineer

At Leidos - Lawton

Posted on Oct 28

View job Apply on company site

Cadence

Lead Application Engineer

Zhubei, TaiwanPosted 9 days ago

Apply on company site View full job

At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.

Responsibilities:

• Engage with customers to understand verification challenges and identify suitable AI-assisted verification use cases. - UVM testbench and component generation - Test and sequence generation - VIP integration and configuration - Assertion and functional coverage generation - Simulation failure triage and root-cause analysis - Log and waveform analysis - Verification flow automation

• Develop and optimize SystemVerilog/UVM-based verification environments for IP, subsystem, and SoC designs.

• Develop reusable prompts, skills, agents, scripts, and AI-assisted workflows for customer applications.

• Conduct technical evaluations, benchmarks, demonstrations, workshops, and customer training.

• Troubleshoot UVM, simulation, AI integration, and verification flow issues.

• Collaborate with R&D, Product Engineering, and support teams to address customer requirements and technical issues.

• Develop technical collateral, AI use cases, reference flows, and best practices.

Qualifications:

• MS degree in Electrical Engineering, Computer Engineering, Computer Science, or a related field.

• Five or more years of experience in digital design, functional verification, or EDA application engineering.

• Strong hands-on experience with SystemVerilog and UVM.

• Experience developing UVM environments, including agents, sequences, scoreboards, reference models, functional coverage, and register models.

• Strong understanding of constrained-random and coverage-driven verification methodologies.

• Experience integrating and debugging Verification IP in UVM-based environments.

• Experience with simulation, debug, coverage analysis, or low-power verification.

• Experience with Cadence tools such as Xcelium, Verisium, or VIP is a strong advantage.

• Strong scripting skills in Python, TCL, shell scripting, or Perl.

• Ability to translate verification challenges into practical and measurable AI-assisted solutions.

• Strong problem-solving, communication, presentation, and customer engagement skills.

Preferred Qualifications:

• Experience architecting reusable UVM environments for complex SoC or subsystem verification.

• Experience applying AI or automation to testbench generation, sequence generation, coverage, debug, or regression analysis.

• Familiarity with LLM APIs, prompt engineering, RAG, vector databases, agent-based workflows, MCP, or tool-calling frameworks.

• Experience deploying AI solutions in cloud-based or on-premises environments.

• Knowledge of CPU, interconnect, memory subsystem, low-power, or UPF verification.

• Familiarity with one or more protocols, including: - AMBA CHI, AXI, or AHB - USB or USB4 - LPDDR or HBM - UFS, UniPro, or M-PHY - PCI Express - DisplayPort or eMMC

We're doing work that matters. Help us solve what others can't.

About Cadence

Cadence is a pivotal leader in computational software.

Size: 10,000+ employees
Industry: Technology

View company profile