2,232 jobs for "Technical Lead - Infrastructure"

Lead Design Engineer - Verification

At Cadence - Nanjing

Posted on Sep 29

View job Apply on company site

Lead Electrical Systems Engineer

At GE Vernova - Greenville

Posted on Sep 28

View job Apply on company site

Lead Network and Cybersecurity Engineer

At GE Vernova - Noida

Posted on Sep 28

View job Apply on company site

Analytics Solutions Lead

At JPMorgan Chase - New York

Posted on Sep 24

View job Apply on company site

Governance Lead - Asset Wealth Management - Vice President

At JPMorgan Chase - Columbus

Posted on Sep 24

View job Apply on company site

Sr. Lead Cybersecurity Architect - Product Security Lead

At JPMorgan Chase - Jersey City · Tampa

Posted on Sep 17

View job Apply on company site

Lead Software Engineer - AI4TECH

At JPMorgan Chase - Plano

Posted on Sep 10

View job Apply on company site

Lead Project Control - Large & Complex Projects - Responsable principal(e), contrôle de projet - Projets majeurs et complexes

At GE Vernova - La Prairie

Posted on Aug 28

View job Apply on company site

Lead Systems Engineer

At Leidos - Gaithersburg

Posted on Aug 24

View job Apply on company site

Lead Configuration Management Engineer

At Cadence - Burlington

Posted on Aug 9

View job Apply on company site

Lead, Data and AI Engineer

At Schneider Electric - Barcelona

Posted on Jul 24

View job Apply on company site

Data Center Critical Facilities Lead

At Equinix, Inc - Secaucus

Posted on Jun 11

View job Apply on company site

Tech lead - TikTok Search

At TikTok

Posted on May 6

View job Apply on company site

Business development Lead

At Hitachi Energy - Faridabad

Posted on Nov 6

View job Apply on company site

Software Testing QE Lead Engineer

At Waters - Bangalore

Posted on Nov 6

View job Apply on company site

lead II, Database Administartor

At Kyndryl - Greater Noida · Hyderabad

Posted on Nov 6

View job Apply on company site

Network Lead

At Kyndryl - Mumbai

Posted on Nov 2

View job Apply on company site

Lead Systems Engineer

At DTCC - Hyderabad

Posted on Oct 27

View job Apply on company site

Lead Platform Engineer, Backup as a Service (BaaS)

At DTCC - Coppell · Tampa

Posted on Oct 20

View job Apply on company site

Senior Lead, Network Services

At Kyndryl - Remote / Flexible

Posted on Oct 19

View job Apply on company site

Cadence

Lead Design Engineer - Verification

Nanjing, ChinaPosted Sep 29, 2026

Apply on company site View full job

At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.

Primary Responsibilities:

- Contributor and senior technical engineer in the IP verification team, especially on high-performance Consumer PHYs including eUSB2v2, USB4-PHY, PCIe, eDP/DP, SATA, etc.

- Develop and maintain UVM-based verification environments: testbench architecture, agents/UVCs, sequences, scoreboards, register models (UVM RAL) and checkers, from block level to PHY top and controller+PHY subsystem level.

- Create verification plans (vPlan) from protocol specifications and design documents; define functional coverage models, assertions (SVA) and testing strategy including corner conditions and error injection; drive coverage closure and signoff quality metrics.

- Run and maintain regressions with simulation/regression platforms (Xcelium, vManager); triage failures, debug RTL/testbench issues with waveform tools (Verisium/SimVision), and track them to root cause and closure.

- Apply low-power verification (power islands, state retention, isolation), clock/reset domain crossing checks (CDC/RDC), X-propagation, gate-level simulation and formal techniques as required by the project.

- Integrate and configure commercial VIPs for serial protocols; verify firmware/hardware interaction and PHY bring-up/configuration flows together with firmware and design teams.

- Work with the design team on testability of features, support lab bring-up and pre/post-silicon debug for global customers.

- Partner closely with the Project Management Team to collaborate with various skill groups in Nanjing and multiple worldwide geographies to complete the IP deliverables with high quality; contribute to verification infrastructure, methodology and QA for customer releases.

Position Requirements:

- MS / BS in Electrical/Computer Engineering or related degree.

- 3+ years of relative industry working experience in digital/ASIC verification.

- Solid hands-on experience with SystemVerilog and UVM; good knowledge of best practices and flows in constrained-random verification, functional coverage and assertion-based verification within an end-to-end methodology.

- Knowledge of one or more industry serial standards, such as USB, DP, PCIe, Ethernet, etc., and their link training / power management / protocol layering.

- Experience with verification planning and coverage-driven signoff.

- Understanding basics of Analog Mixed-Signal verification, and a system view of physical interface IPs and their typical applications.

- One Team mentality with a passion to innovate and a can-do attitude.

- Strong cross-functional communication skills in both English and Mandarin.

- Self-starter and highly motivated.

Qualifications as Plus

- Direct verification experience of high-speed serial interface link IPs (PHY/PCS/controller) in advanced technology nodes.

- Experience with Cadence verification tool suite: Xcelium, vManager, Verisium, JasperGold (formal/CDC), Palladium emulation.

- Experience with low-power verification (UPF/CPF), gate-level simulation, and mixed-signal co-simulation.

- Scripting and automation skills: Python, Perl, Tcl, Makefile/regression infrastructure; interest in AI-assisted verification

- Experience controller+PHY subsystem-level verification.

We're doing work that matters. Help us solve what others can't.

About Cadence

Cadence is a pivotal leader in computational software.

Size: 10,000+ employees
Industry: Technology

View company profile