The Muse
Newsletter Sign In
Jobs ▾
SalesSoftware EngineeringOperationsFinanceMarketingPeople & HRData ScienceDesignHealthcareEducationView All Jobs
CompaniesResume BuilderAdviceCoachingNewsletter EmployersSign In
Cadence

Principal Design Engineer

Nov 6, 2024• Pune, India

About us

Cadence is a pivotal leader in computational software.

  • Size: 10,000+ employees
  • Industry: Technology
View company profile ›
At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.

Performance Modeling Engineer

Location - India (Pune)

Summary

We are looking for modeling engineers to help develop performance models, perform architectural tradeoff analysis, and enable data driven design decisions for our next generation DDR memory controller architectures that can meet today's complex SoC and workload requirements. Hardware modelling experience (C++/SystemC/TLM/Python) and computer architecture foundation is desired.

Responsibilities

  • Develop cycle-level performance models in SystemC or C++
  • Correlate performance models to match RTL configurations and traffic conditions
  • Work with Memory Architects to understand feature requirements, architectural specifications and implement in the model
  • Analyze architectural trade-offs (throughput, hardware cost) across different scenarios and architectural choices
  • Develop synthetic memory traffic/traces that are representative of real-world applications (CPU, GPU, DSP, NoC, etc)
  • Develop scripts to automate generation of various performance metrics and statistics post RTL simulation that helps identify performance bottlenecks

Required Skills

  • BE/B.Tech ME/M.Tech in ECE, E&TC, CS or similar
  • 8+ years of experience in hardware modeling, functional or performance
  • Strong coding skills in C++, SystemC and Transaction Level Modeling (TLM)
  • Basic understanding of performance principles, Queuing Theory, throughput/latency tradeoffs

Additional Skills

  • Understand RTL-Verilog, SV, UVM and experience analyzing waveforms
  • Understand memory protocols and timing - DDR4, DDR5, LP4, LP5
  • Experience using performance simulators - Memory Controller, NoC, CPU models
  • Coding in Python and familiarity with packages like Pandas, Matplotlib
  • Experience working with performance benchmarks - SPEC, STREAM, etc
  • Concepts related to Quality of Service (QoS) and how memory controller can tradeoff performance and latencies

We're doing work that matters. Help us solve what others can't.

Want more jobs like this?

Get jobs in Pune, India delivered to your inbox every week.

By signing up, you agree to our Terms of Service & Privacy Policy.

Additional Information

  • Posted: Nov 6, 2024
Apply on company site
Apply on company site

Similar Jobs

  • Principal, Electrical Systems Design EngineerSchneider Electric
  • Principal Engineer - Plant DesignBechtelReston, VA
  • Principal Engineer I - System Design / Architecture EngineeringToyota North AmericaLiberty, NC
  • Principal Systems Engineer - AV Sensor DesignGeneral MotorsRemote
  • Principal Design Engineer (CAE Cross-Domain)CadenceRemote
  • Sr Principal Design EngineerCadenceCary

Suggested Searches

  • Cadence Jobs
  • All Jobs

Search Additional Jobs

  • Remote-Friendly Principal Design Engineer Jobs
  • Pune, India Jobs
The Muse

© 2026 FGB Muse Group Inc.

114 Rayson Street, 1st Floor
Northville, MI 48167

About The Muse

  • About Us
  • FAQs
  • Search Jobs
  • Browse Companies
  • Career Advice
  • Terms of Use
  • Privacy Policy
  • Contact Us
  • FairyGodBoss

Popular Jobs

  • New York Jobs
  • San Francisco Jobs
  • Seattle Jobs
  • Engineering Jobs
  • Marketing Jobs
  • Information Technology Jobs

Get Involved

  • For Employers
  • The Muse Book: The New Rules of Work
  • For Career Coaches
  • Tell A Friend

Join The Conversation