IP Pixel RTL Design Engineer
Oct 6, 2026 Flexible / Remote
About us
Working at Apple means doing more than you ever thought possible and having more impact than you ever imagined.
- Size: 10,000+ employees
- Industry: Technology
Taking a picture with an iPhone is an amazing experience. Taking a part in developing the next generation is even more.
The HDC pixel group is working on Apple ISP (Image Signal Processing) IP development. The group implements highly complex cutting-edge image processing technologies, putting emphasis on quality and security, while meeting aggressive area and power constraints.
Description
In this role you'll participate in the architecture of next generations of Apple ISP, handle RTL implementation of the micro-architecture, participate in clearly defining specification, testing and verification of the designs. You will work in collaboration with CAD & PD teams to implement RTL design into GDS, run various flows and provide guidelines to other designers and participate in establishing CAD and design methodologies for correct by construction designs.
At Apple, we're not all the same. And that's our greatest strength. We draw on the differences in who we are, what we've experienced, and how we think. Because to create products that serve everyone, we believe in including everyone. Therefore, we are committed to treating all applicants fairly and equally. We will work with applicants to make any reasonable accommodations.","responsibilities":"As a logic design engineer, you will handle micro architecture & RTL implementation as well as front-end work and top-level aspects of the design, such as performance and more. You will work closely with DV teams to verify blocks and SoCs and with PD for design implementation.
Preferred Qualifications
BS.c / MS.c EE or BS.c / MS.c CE.
Hands-on experience with signal processing design.
Knowledge of formal verification & methodologies.
Minimum Qualifications
6+ years of Logic Design experience.
Advanced knowledge of ASIC RTL design methodologies
Advanced knowledge of standard ASIC verification flows including simulation and testbench development.
Working knowledge of frontend tools (Synthesis, STA, etc')
Excellent knowledge of System Verilog, Verilog.
Good knowledge of C / C++.
Experience with either Python/Perl/Tcl scripts.
Knowledge of industry standard interfaces and experience with multiple frontend simulators/debuggers.
A teammate with excellent interpersonal skills and the desire to pursue diverse challenges.
The HDC pixel group is working on Apple ISP (Image Signal Processing) IP development. The group implements highly complex cutting-edge image processing technologies, putting emphasis on quality and security, while meeting aggressive area and power constraints.
Description
In this role you'll participate in the architecture of next generations of Apple ISP, handle RTL implementation of the micro-architecture, participate in clearly defining specification, testing and verification of the designs. You will work in collaboration with CAD & PD teams to implement RTL design into GDS, run various flows and provide guidelines to other designers and participate in establishing CAD and design methodologies for correct by construction designs.
At Apple, we're not all the same. And that's our greatest strength. We draw on the differences in who we are, what we've experienced, and how we think. Because to create products that serve everyone, we believe in including everyone. Therefore, we are committed to treating all applicants fairly and equally. We will work with applicants to make any reasonable accommodations.","responsibilities":"As a logic design engineer, you will handle micro architecture & RTL implementation as well as front-end work and top-level aspects of the design, such as performance and more. You will work closely with DV teams to verify blocks and SoCs and with PD for design implementation.
Preferred Qualifications
BS.c / MS.c EE or BS.c / MS.c CE.
Hands-on experience with signal processing design.
Knowledge of formal verification & methodologies.
Minimum Qualifications
6+ years of Logic Design experience.
Advanced knowledge of ASIC RTL design methodologies
Advanced knowledge of standard ASIC verification flows including simulation and testbench development.
Working knowledge of frontend tools (Synthesis, STA, etc')
Excellent knowledge of System Verilog, Verilog.
Good knowledge of C / C++.
Experience with either Python/Perl/Tcl scripts.
Knowledge of industry standard interfaces and experience with multiple frontend simulators/debuggers.
A teammate with excellent interpersonal skills and the desire to pursue diverse challenges.
Additional Information
- Posted: Oct 6, 2026