FPGA Design Engineer / Principal FPGA Design Engineer (TS/SCI)
- Rolling Meadows, IL
At Northrop Grumman, our employees have incredible opportunities to work on revolutionary systems that impact people's lives around the world today, and for generations to come. Our pioneering and inventive spirit has enabled us to be at the forefront of many technological advancements in our nation's history - from the first flight across the Atlantic Ocean, to stealth bombers, to landing on the moon. We look for people who have bold new ideas, courage and a pioneering spirit to join forces to invent the future, and have fun along the way. Our culture thrives on intellectual curiosity, cognitive diversity and bringing your whole self to work - and we have an insatiable drive to do what others think is impossible. Our employees are not only part of history, they're making history. #LI-S-70 Job Essientials: The Payload and Ground Systems organization within the Northrop Grumman Space Systems pushes the boundaries of innovation, redefines engineering capabilities, and drives advances in various sciences. Our team is chartered with providing the skills, innovative technologies to develop, design, produce and sustain optimized product lines across the sector while providing a decisive advantage to the warfighter. Come be a part of our mission! The Payload and Ground Systems Division seeks talented FPGA Design engineers with signal processing experience to join our growing team in Rolling Meadows, IL. As an FPGA Design Engineer, you will join our diverse team and be responsible for research, requirements analysis and systems architecture, design, coding, test bench design, verification, synthesis and place & route for our digital signal processing products. You will be working with digital subsystem and circuit card designs that utilize the latest FPGA technologies from all major vendors and device families including Xilinx, Intel (Altera), and Microsemi (Actel) and support high speed interfaces, Radio Frequency (RF) and Electro-Optical (EO) DSP, controls, data links, embedded processing and processor interfaces. Your expertise in digital signal processing, modeling and simulation, and circuit level design and test are desired for this position. Active or Current Top Secret Security Clearance with SCI is required for this position. This position may be filled at either an Engineer or a Principal Level based on the qualifications listed below. Basic Qualifications: - US Citizen and Current Top Secret Security Clearance with SCI (debriefing less than 2 years). FPGA Design Engineer Level 2: - Bachelors' degree in Electrical Engineering, Computer Engineering or similar engineering discipline with a minimum 2 years of FPGA/ASIC design experience OR Master's Electrical Engineering, Computer Engineering or similar engineering discipline with a minimum 0 years of FPGA/ASIC design experience. Principal FPGA Design Engineer Level 3: - Bachelors' degree in Electrical Engineering, Computer Engineering or similar engineering discipline with a minimum 5 years of FPGA/ASIC design experience OR Master's Electrical Engineering, Computer Engineering or similar engineering discipline with a minimum 3 years of FPGA/ASIC design experience. - Experience with RTL coding for FPGAs or ASICs. - Proficient in FPGA design flow including items such as RTL/gate level simulation, synthesis, place and route, static timing analysis, and power analysis. - Experience with FPGA simulation tools to verify performance of complex RTL blocks. - Experience with Xilinx or Intel/Altera FPGA architectures and design tools. - Familiarity with revision control, documentation, planning, and review systems similar to GIT/SVN/ClearCase, DOORS, Jira/Rally/ClearQuest. - Proven skills to include: Adaptive, creative, collaborative, comfortable working independently, enjoys solving difficult problems while communicating with all levels of an organization internally and externally. Preferred Qualifications: - Advanced knowledge of VHDL/Verilog, C, Python or other scripting languages. - Proficiency in High level synthesis (Xilinx Vivado HLS AND/OR Mentor Catapult HLS) with C++. - Experience developing in MATLAB/Simulink. - Strong knowledge of DSP structures and techniques. - Implementation of Digital Signal or Image Processing algorithms on FPGAs. - Experience with E lectronic Design Automation (EDA) Tools: Mentor Graphics ModelSim/QuestaSim, Synplify, Xilinx ISE/ Vivado, Intel Quartus, Altera SOPC Builder, Altera Qsys, DSP Builder. - Expertise achieving timing closure on FPGA designs and generating test benches. - Experience working with or developing test benches using SystemVerilog and Universal Verification Methodology (UVM). - Experience debugging down to the hardware level & experience using Signal Generators, Logic Analyzers, Digital Oscilloscopes and Embedded FPGA Debugging tools. - An advanced degree in Electrical or Computer Engineering with a minimum 5 years of digital electronics design experience. - Active or Current Top Secret Security Clearance with SCI. Northrop Grumman is committed to hiring and retaining a diverse workforce. Employees may be eligible for a discretionary bonus in addition to base pay. Annual bonuses are designed to reward individual contributions as well as allow employees to share in company results. Employees in Vice President or Director positions may be eligible for Long Term Incentives. In addition, Northrop Grumman provides a variety of benefits including health insurance coverage, life and disability insurance, savings plan, Company paid holidays and paid time off (PTO) for vacation and/or personal business. Northrop Grumman is committed to hiring and retaining a diverse workforce. We are proud to be an Equal Opportunity/Affirmative Action Employer, making decisions without regard to race, color, religion, creed, sex, sexual orientation, gender identity, marital status, national origin, age, veteran status, disability, or any other protected class. For our complete EEO/AA and Pay Transparency statement, please visit http://www.northropgrumman.com/EEO. U.S. Citizenship is required for most positions.
Back to top