Skip to main contentA logo with &quat;the muse&quat; in dark blue text.
Johns Hopkins Applied Physics Laboratory

FPGA Engineer

Introduction:

The Johns Hopkins University Applied Physics Laboratory (APL), a national leader in scientific research and development, located midway between Baltimore and Washington, DC is seeking a FPGA Engineer focused on DSP algorithms. .

Job Summary:
Develop new wireless modem, transceiver, and DSP algorithms on FPGA prototype platforms leading to next generation communication devices.

Duties (Listed in order of importance with the estimated amount of time spent at each task):




1. Design Verilog/VHDL RTL and configure IP blocks to create DSP solutions on FPGA platforms. (25%)
2. Verify processing intensive data path functions: Filter, Decimate/Interpolate, FFT, Interleave, Modulation, ECC. (20%)

Want more jobs like this?

Get jobs delivered to your inbox every week.

By signing up, you agree to our Terms of Service & Privacy Policy.

3. Understand system requirements and help translate Matlab algorithms to fixed-point implementation. (20%)
4. Implement high-speed interfaces (PCIe, GbE, DDR) for data storage and management. (15%)
5. Create test plans and develop scripts (Python, Perl) to collect, analyze, and visualize data. (10%)
6. Demonstrate capability, evaluate performance, refine solutions, and document results. (10%)

Note: This job summary and listing of duties is for the purpose of describing the position and its essential functions at time of hire and may change over time.

Qualifications:

Required Qualifications:
Bachelor's or Master's degree in electrical engineering and 3+ years of FPGA-related design and verification experience. Demonstrated ability to work independently and in small teams. Excellent oral and written communication skills.

Desired Qualifications:
Experience with Xilinx (Zynq, Virtex, Kintex) and Altera (Stratix, Arria) FPGA platforms. Experience with Xilinx (ISE & Vivado) and Altera (Quartus) FPGA synthesis software. Experience with Mentor Modelsim and Cadence Incisive simulators. Experience with FPGA embedded processor/soft-processor code development.

Special Working Conditions: Limited travel required. Must be eligible for DOD clearance requiring background investigation and/or CI polygraph. Preference for SSBI.

Security: Applicant selected will be subject to a government security clearance investigation and must meet the requirements for access to classified information. Eligibility requirements include U.S. citizenship.

Benefits: APL offers a comprehensive benefits package including a liberal vacation plan, a matching retirement program, significant educational assistance, a scholarship tuition program for staff with dependents, and competitive salaries commensurate with skills and experience. For more information about our organization, please visit our web site at www.jhuapl.edu.

Equal Employment Opportunity: Johns Hopkins University/Applied Physics Laboratory (APL) is an Equal Opportunity/Affirmative Action employer that complies with Title IX of the Education Amendments Acts of 1972, as well as other applicable laws. All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, national origin, disability, or protected Veteran status.

Job ID: hopkins-17458
Employment Type: Other

This job is no longer available.

Search all jobs