Hardware Logic Design Engineer

Job Description
C2DG is looking for SoC DFT Scan Lead RTLer and Micro Architect
In this role, you will take a key part of C2DG DFT team design effort.
You will be In charge of planning, driving, defining RTL execution of SCAN RTL in all C2DG SoC, reporting to SCAN team manager.

  • In charge of assuring Scan RTL is defined and implemented according to targets (to meet high-end SoC coverage, test time and DPM targets), working closely with all SoC's IPs' BE and FE teams.
  • Technical leadership of 3 RTLers, delegating tasks and tracking
  • Hands on Scan RTL coding and support to BE team



  • Hands on RTL experience, leading execution and meeting tight goals.
  • Experience with interacting, understanding and solving BE issues through RTL/uARCH changes
  • Understanding and experience with DFT/SCAN RTL/BE flows an advantage

Inside this Business Group
The Silicon Engineering Group is a worldwide organization focused on the development and integration of SOCs, Cores, and critical IPs that power Intel's leadership products. This business group leverages an incomparable mix of experts with different backgrounds, cultures, perspectives, and experiences to unleash the most innovative, amazing, and exciting computing experiences.

Other Locations

Israel, Petah-Tikva

IL Experienced Hire JR0120032 Haifa

Meet Some of Intel's Employees

Martin S.

SoC Design Engineer

Martin uses his communication skills and technical knowledge to perform deep-level debugs of the intellectual properties that come to Intel.

Valerie P.

Principal Engineer, Data Center Group

Valerie’s job is to create a personalized network at the intersection of several technologies, from security to artificial intelligence to gaming.

Back to top