Wireless Design Verification Engineer

    • Cupertino, CA

Summary

Posted: Apr 7, 2020

Role Number: 200163866

Would you like to join Apple's growing wireless silicon development team? Our wireless SOC organization is responsible for all aspects of wireless silicon development with a particular emphasis on highly energy efficient design and new technologies that transform the user experience at the product level, all of which is driven by a world-class vertically integrated engineering team spanning RF/Analog architecture and design, Systems/PHY/MAC architecture and design, VLSI/RTL design and integration, Emulation, Design Verification, Test and Validation, and FW/SW engineering. As a Wireless Design Verification Engineer, you will be responsible for pre-silicon RTL verification of communication/positioning subsystem including MAC, PHY, and interfaces. With deep understanding of communication/positioning systems and protocols, you will interact with DV methodologists, designers and communication/positioning systems engineers to develop reusable testbench and verification environment deploying the latest methodology with metric driven verification.

Key Qualifications

  • 7+ years Wireless/Wired communication block/system verification experience.
  • Advanced knowledge of SystemVerilog and DV methodology.
  • Solid verification skills in problem solving, constrained random testing, and debugging.
  • Knowledge of wireless protocols such as Bluetooth, WLAN, or Zigbee a plus.
  • Experience with MAC or PHY Verification a bonus.
  • Experience with SOC subsystem verification a plus.
  • Experience with communication/positioning systems a plus.
  • Experience with SystemVerilog Assertion (SVA) a plus.
  • Should be a great teammate with excellent communication skills and the desire to take on diverse challenges.


Description

Build block / subsystem / chip level testbench using best in class DV methodology. Build verification plan from specification and review with designers and systems engineers. Architect testbench with maximum reusability in mind, and create UVM libraries. Generate directed and constrained random tests. Debug failures, manage bug tracking, and close coverage. Create and analyze block/subsystem level coverage model, and add test cases to increase coverage. Attend verification reviews and set standard for coding quality. Work closely with DV methodology architects to improve verification flow.

Education & Experience

MSEE preferred

Additional Requirements


Back to top